

5
4
3
2
1

REVISION HISTORY


Revision	Description	Date	Drawn	Checked
Ver 1.0	Initial Version	2022-04-27	HHY	

Schematics Index:

- P01: REVISION HISTORY
P02: BLOCK
P03: POWER TREE
P04: GPIO ASSIGNMENT
P05: SOC1
P06: SOC2
P07: DDR3 4X8
P08: POWER
P09: NAND-eMMC
P10: CARD-USB-IR-SPDIF
P11: KEY-LED-ETH-DEBUG
P12: AV-HDMI
P13: WIFI-BT
P14: DIGITRON


- Option
P15 DDR3 16X2
P16 DDR4 16X4
P17 WIFI BT XR829

KICKPI		Document Title	
深圳市橙视科技发展有限公司		K2B(H618+LPDDR4)	
Page Title REVISION HISTORY		PCB NO. K2B_V1.0	
Page Size A3	Sch Designer TIM	Pcb Designer TIM	Project Stage DR3
Date: Friday, December 29, 2023		Sheet 1 of 14	



POWER TREE

- DEFAULT POWER ON
- DEFAULT POWER OFF



KICKPI		Document Title	
深圳市橙视科技发展有限公司		K2B(H618+LPDDR4)	
Page Title POWER TREE		PCB NO. K2B_V1.0	
Page Size A3	Sch Designer TIM	Pcb Designer TIM	Project Stage DR3
Date: Friday, December 29, 2023		Sheet	3 of 14

D	GPIO ASSIGNMENT				5	4	3	2	1
C									
B									
A									

PIN	Define	CFG	Function
PC0	NAND_WE/SDC2_DS	2/3	NAND/eMMC
PC1	NAND_ALE/SDC2_RST	2/3	
PC2	NAND_CLE	2	
PC3	NAND_CE1	2	
PC4	NAND_CE0	2	
PC5	NAND_RE/SDC2_CLK	2/3	
PC6	NAND_RB0/SDC2_CMD	2/3	
PC7	NAND_RB1	2	
PC8	NAND_DQ7/SDC2_D3	2/3	
PC9	NAND_DQ6/SDC2_D4	2/3	
PC10	NAND_DQ5/SDC2_D0	2/3	
PC11	NAND_DQ4/SDC2_D5	2/3	
PC12	NAND_DQS	2	
PC13	NAND_DQ3/SDC2_D1	2/3	
PC14	NAND_DQ2/SDC2_D6	2/3	
PC15	NAND_DQ1/SDC2_D2	2/3	
PC16	NAND_DQ0/SDC2_D7	2/3	

PIN	Define	CFG	Function
PF0	SDC0_D1	2	CARD0
PF1	SDC0_D0	2	
PF2	SDC0_CLK/UART0_TX	2/3	
PF3	SDC0_CMD	2	
PF4	SDC0_D3/UART0_RX	2/3	
PF5	SDC0_D2	2	
PF6	SDC0-DET	2	

PIN	Define	CFG	Function
PG0	SDC1_CLK	2	WIFI+BT
PG1	SDC1_CMD	2	
PG2	SDC1_D0	2	
PG3	SDC1_D1	2	
PG4	SDC1_D2	2	
PG5	SDC1_D3	2	
PG6	UART1_TX	2	
PG7	UART1_RX	2	
PG8	UART1_RTS	2	
PG9	UART1_CTS	2	
PG10	AP-CK32KO	3	
PG11	PCM2_SYNC	2	
PG12	PCM2_CLK	2	
PG13	PCM2_DOUT	2	
PG14	PCM2_DIN	2	
PG15	WL-WAKE-AP	0	
PG16	BT-WAKE-AP	0	
PG17	AP-WAKE-BT	1	
PG18	WL-REG-ON	1	
PG19	BT-REG-ON	1	

PIN	Define	CFG	Function
PH0	CPUX-UTX	2	
PH1	CPUX-URX	2	
PH2	FD628-SCK	X	
PH3	FD628-SDA	X	
PH4	SPDIF-OUT	3	
PH5		1	
PH6	SYS-LED	1	
PH7		1	
PH8	USB0-DRVVBUS	1	
PH9	RECOVERY	0	
PH10	IR-RX	3	

PIN	Define	CFG	Function
PI0			
PI1			
PI2			
PI3			
PI4			
PI5			
PI6			
PI7			
PI8			
PI9			
PI10			
PI11			
PI12			
PI13			
PI14			
PI15			
PI16			

PIN	Define	CFG	Function
PL0	PMU-SCK	2	
PL1	PMU-SDA	2	

X: Network port lights need to be configured

KICKPI		Document Title	
深圳市橙视科技发展有限公司		K2B(H618+LPDDR4)	
Page Title		PCB NO.	
GPIO ASSIGNMENT		K2B_V1.0	
Page Size	Sch Designer	Pcb Designer	Project Stage
A3	TIM	TIM	DR3
Date: Friday, December 29, 2023		Sheet	4 of 14

1






-

-

-

1



- ## SOC and peripheral circuit considerations-2

1. The HDMI differential signal controls the differential impedance of 100ohm.
2. REXT is a sensitive signal, and the layout path is kept to the shortest.
3. Lineout, TVOUT individually ground; TVOUT trace control impedance 37.5ohm.
4. USB differential signal control differential impedance 90ohm.
5. The decoupling capacitance of each module has been optimized by PI and cannot be modified.
6. The bypass capacitor of CODEC cannot be modified. These parameters will affect the internal power-on sequence.
7. The AGND trace should be as wide as possible, at least 12mil or more, and the copper skin should be widened after the BGA is released; the number of R99 GND vias should be guaranteed at least two.
8. 24Mfanout clock, can be used for wifi module, and the wiring needs to be isolated with ground.
9. The crystal matching capacitor is the reference value, the actual capacitance value can be modified according to the test; in addition, the series resistance needs to be reserved to facilitate debugging the oscillation amplitude.
10. The voltage feedback test point should be placed near the projection area of the back of the power pin.
11. The system reset signal AP-reset is far away from the board edge and interference signals.

KICKPI		Document Title	
深圳市微视科技发展有限公司		K2B(H618+LPDDR4)	
Page Title SOC2		PCB NO. K2B V1.0	
Page Size Custom	Sch Designer TIM	PCB Designer TIM	Project Stage DR3
Date: Friday, December 29, 2023		Sheet 6 of 14	

LPDDR4

D

C

B

A

E

4

4

3

2

2

2

1


1

D







C

B






A



H618-BGA-284_0
BGA284P65B1200_1400H125




LPDDR4 FBGA200
BGA200P65




KICKPI		Document Title	
深圳市橙视科技发展有限公司		K2B(H618+LPDDR4)	
Page Title		PCB NO.	
LPDDR4 32BIT		K2B_V1.0	
Page Size	Sch Designer	Pcb Designer	Project Stage
A3	TIM	TIM	DR3
Date: Friday, December 29, 2023		Sheet	7 of 14

VCC5V DC IN



VCC=5V




UP1



- | | | | |
|---------------------------------|--------------|------------------|---------------|
| KICKPI | | Document Title | |
| 深圳市睿视科技发展有限公司 | | K2B(H618+LPDDR4) | |
| Page Title | | PCB NO. | |
| POWER | | K2B V1.0 | |
| Page Size | Sch Designer | Pcb Designer | Project Stage |
| Custom | TIM | TIM | DR3 |
| Date: Friday, December 29, 2023 | | Sheet 8 of 14 | |

Diagram showing the eMMC signal lines:

- eMMC-DS
- eMMC-CLK
- eMMC-CMD
- eMMC-RST
- eMMC-D[7..0]






1. CMD needs to be pulled up to VCC-PC.



- Important:**

*For the PCB design of the Flash module, please refer to the layout guide in the Hardware Design Guide.
The guide has detailed impedance, timing and crosstalk requirements;
Note that when EMMC and NAND are dual-layout, a daisy-chain topology is used, and EMMC is used as a routing terminal.*

KICKPI		Document Title	
深圳市壹视科技发展有限公司		K2B(H618+LPDDR4)	
Page Title NAND-eMMC		PCB NO. K2B V1.0	
Page Size Custom	Sch Designer TIM	Pop Designer TIM	Project Stage DR3
Date: Friday, December 29, 2023		Sheet 9 of 14	



Differential pairs
Z0= 90 ohm



Peripheral interface considerations-1

1. card IO supports internal 1.8V / 3.3V automatic switching, the default is 3.3V, SDC0_CMD and SDC0_DET signals have weak pull-ups internally, External pull-ups need to be reserved to prevent insufficient internal pull-ups.
2. The parasitic capacitance of the ESD device cannot be greater than 10pF, otherwise it will affect the signal quality.
3. Please refer to the relevant guide of "Hardware Design Guide" for the design of SDIO signal layout. The guide has detailed impedance, timing and crosstalk requirements.
4. Reserve OR resistor for easy debugging.
5. USB2.0 interface signal lines USB0-DM, USB0-DP, USB1-DM, USB1-DP, USB3-DM, USB3-DP are high-speed signal lines, and connected ESD devices
Low capacitance value is required, otherwise it will affect data transmission, it is better to be less than or equal to 4pF. The USB differential signal controls the differential impedance of 90ohm and is isolated around the ground.
6. Connect a 0 ohm resistor in series to prevent the card from causing the power to drop instantly.



Important:

For ESD device layout related specifications, please refer to the relevant guides in the "Hardware Design Guide" for detailed instructions.

KICKPI 深圳市橙视科技发展有限公司		Document Title K2B(H618+LPDDR4)	
Page Title CARD-USB-JR		PCB NO. K2B V1.0	
Page Size Custom	Sch Designer TIM	Pcb Designer TIM	Project Stage DR3
Date: Friday, December 29, 2023		Sheet	10 of 14


GMAC0_TXD0
GMAC0_TXD1
GMAC0_TXD2
GMAC0_TXD3
GMAC0_TXEN
GMAC0_TXCLK
GMAC0_RXD0
GMAC0_RXD1
GMAC0_RXD2
GMAC0_RXD3
GMAC0_RXDV_CRS
GMAC0_RXCLK

GMAC0_MCLKINOUT
GMAC0_MDC
GMAC0_MDIO






VCCIO_PHY0=3.3V	DNP	22R	Default
VCCIO_PHY0=1.8V	120R	100R	


PHY0 MDI3-
PHY0 MDI3+
PHY0 MDI2-
PHY0 MDI2+
PHY0 MDI1-
PHY0 MDI1+
PHY0 MDI0-
PHY0 MDI0+



HR915330CE: -40~85



VCC_PHY0_IO Voltage Config



PHY Address Config

PHY Address	PHYAD[2:0]
1 (default)	3'b001





Pull-up for additional 2ns delay to RXC for data latching






Pull-up for additional 2ns delay to TXC for data latching



Pull-up to disable PLL @ ALDPS mode(Low power mode)




RGMI Power Source	CFG EXT	CFG LDO[1:0]
External 3.3V	1'b1	2'b00
External 1.8V	1'b1	2'b10
Internal 1.8V(default)	1'b0	2'b10




KICKPI		Close to PIN29	
Document Title			
深圳市橙视科技发展有限公司		K2B(H618+LPDDR4)	
Page Title		PCB NO.	
Ethernet-GEPHY_RGMII0		K2B V1.0	
Page Size	Sch Designer	Pcb Designer	Project Stage
A3	TIM	TIM	DR3
Date: Friday, December 29, 2023		Sheet	11 of 14

Rockchip Confidential

AV




LED LED DISPLAY




KEY

AP-RESET
FEL
RECOVERY
SYS-LED



HDMI



Audio&HDMI Interface considerations

1. The 75 ohm resistor of the CVBS port needs to use the 0805 package, because the CVBS output current type, the current will flow through the resistor, if the resistor package is too small, The resistor will be burned by heat.
2. H616 HDMI IIC and CEC have built-in levelshift circuit, which supports direct connection to device.
3. The 5V power supply of HDMI must be connected in series with Schottky diodes to prevent leakage of the TV after shutdown. The voltage drop of ordinary diodes is high, which is easy to cause HDMI power supply is lower than 4.75v, to avoid compatibility problems, please choose a Schottky diode with reduced on-voltage.
4. The dynamic resistance (Rdyn) of the ESD device used on the HDMI differential line is less than 0.35 ohms, the operating voltage is 5v, and the parasitic capacitance is less than 0.35pF, It is recommended to use AZ1345-04F.
5. HPD has a built-in levelshift circuit in H616, which can withstand 5V, so it can be directly connected in series with no voltage division.
6. The SYS-LED power-on default is low, add a pull-down resistor to stabilize the level.

Important:

For audio and HDMI differential layout, please refer to the relevant layout guide in the Hardware Design Guide for detailed instructions.

KICKPI	Document title
深圳市橙视科技发展有限公司	K2B(H618+LPDDR4)
Page title	Page No.
AV-HDMI-KEY-LED	K2B V1.0
Page Size	Sch Designer
Custom	TIM
Date: Friday, December 29, 2023	Sheet 12 of 14

