

REVISION HISTORY

1

2

3

4


5

Revision	Description	Date	Drawn	Checked
Ver 1.0	Initial Version	2022-04-27	HHY	


Schematics Index:

P01: REVISION HISTORY
P02: BLOCK
P03: POWER TREE
P04: GPIO ASSIGNMENT
P05: SOC1
P06: SOC2
P07: DDR3 4x8
P08: POWER
P09: NAND-eMMC
P10: CARD-USB-IR-SPDIF
P11: KEY-LED-ETH-DEBUG
P12: AV-HDMI
P13: WIFI-BT
P14: DIGITRON

Option
P15 DDR3 16x2
P16 DDR4 16x4
P17 WIFI BT XR829



POWER TREE



AllWinner Technology Co., Ltd		
Design Name:	H618-STD	
Size:	Page Name:	Rev:
A3	POWER TREE	
Date:	Tuesday, February 15, 2022	Sheet 3 of 16

GPIO ASSIGNMENT

4

2

1

PIN	Define	CFG	Function
PC0	NAND_WE/SDC2_DS	2/3	
PC1	NAND_ALE/SDC2_RST	2/3	
PC2	NAND_CLE	2	
PC3	NAND_CE1	2	
PC4	NAND_CE0	2	
PC5	NAND_RE/SDC2_CLK	2/3	
PC6	NAND_RB0/SDC2_CMD	2/3	
PC7	NAND_RB1	2	NAND/eMMC
PC8	NAND_DQ7/SDC2_D3	2/3	
PC9	NAND_DQ6/SDC2_D4	2/3	
PC10	NAND_DQ5/SDC2_D0	2/3	
PC11	NAND_DQ4/SDC2_D5	2/3	
PC12	NAND_DQS	2	
PC13	NAND_DQ3/SDC2_D1	2/3	
PC14	NAND_DQ2/SDC2_D6	2/3	
PC15	NAND_DQ1/SDC2_D2	2/3	
PC16	NAND_DQ0/SDC2_D7	2/3	

PIN	Define	CFG	Function
PH0	CPUX-UTX	2	
PH1	CPUX-URX	2	
PH2	FD628-SCK	X	
PH3	FD628-SDA	X	
PH4	SPDIF-OUT	3	
PH5		1	
PH6	SYS-LED	1	
PH7		1	
PH8	USB0-DRVVBUS	1	
PH9	RECOVERY	0	
PH10	IR-RX	3	

X: Network port lights need to be configured

PIN	Define	CFG	Function
PF0	SDC0_D1	2	
PF1	SDC0_D0	2	
PF2	SDC0_CLK/UART0_TX	2/3	CARD0
PF3	SDC0_CMD	2	
PF4	SDC0_D3/UART0_RX	2/3	
PF5	SDC0_D2	2	
PF6	SDC0-DET	2	

PIN	Define	CFG	Function
PG0	SDC1_CLK	2	
PG1	SDC1_CMD	2	
PG2	SDC1_D0	2	
PG3	SDC1_D1	2	
PG4	SDC1_D2	2	
PG5	SDC1_D3	2	
PG6	UART1_TX	2	
PG7	UART1_RX	2	
PG8	UART1_RTS	2	
PG9	UART1_CTS	2	
PG10	AP-CK32KO	3	WIFI+BT
PG11	PCM2_SYNC	2	
PG12	PCM2_CLK	2	
PG13	PCM2_DOUT	2	
PG14	PCM2_DIN	2	
PG15	WL-WAKE-AP	0	
PG16	BT-WAKE-AP	0	
PG17	AP-WAKE-BT	1	
PG18	WL-REG-ON	1	
PG19	BT-REG-QN	1	

PIN	Define	CFG	Function
PI0			
PI1			
PI2			
PI3			
PI4			
PI5			
PI6			
PI7			
PI8			
PI9			
PI10			
PI11			
PI12			
PI13			
PI14			
PI15			
PI16			

PIN	Define	CFG	Function
PL0	PMU-SCK	2	
PL1	PMU-SDA	2	



SOC and peripheral circuit considerations-1

1. RS3 is the termination resistor at the source end of EMMC-CLK, which cannot be deleted.

2. RS4 is the termination resistor of SDC0-CLK source end, which cannot be deleted.

3. CS1 and CS2 are reserved for EMI suppression and need to be placed close to the Device.

4. RS5 is the termination resistor of SDIO-CLK source end, which cannot be deleted.

5. The default function of PH0 and PH1 is the UART print port, which is used for system software debugging and cannot be changed.

6. The DRAM para version identification reserved circuit cannot be deleted. For the purpose of software normalization management, the same firmware is compatible with multiple DRAM templates and DRAM materials. The way to read the hardware GPIO level in the boot phase, the software automatically calls the corresponding DRAM para. Pay special attention to the one-to-one correspondence between BOM and DRAM para.

7.boot sel: BROM will read the state of BOOT_Select, choose the external storage medium to boot, and speed up the boot time.

H616 has 4 boot sel pins multiplexed with the PC port, the configuration relationship is as follows:

bit[10]	bit[11]	bit[12]	bit[13]	Media
1	1	1	1	MLC/SLC NAND
0	1	1	1	eMMC USER
1	0	1	1	eMMC BOOT
1	1	0	1	SPI NOR
1	1	1	0	SPI NAND

The multiplexing relationship between 4 boot sel and PC port is as follows:
Bit[10] > PC2

Bit[10]->PC3
Bit[11]->PC4
Bit[12]->PC5
Bit[13]->PC6




0.52K clock fanout, output low frequency clock, can be used by external WiFi module, needs to be surrounded by GND.

GROUP	Power Field	Voltage (V)
PC	VCC-PC	2.8/1.3
PF	VCC-PFL/VCC-IO	1.8/3.3
PG	VCC-PLL	1.8/3.3
PH	VCC-IO	3.3
PI	VCC-PI	1.8/3.3
PL	VCC-PLL	1.8

Note: 1. When GPIO is not used, it can be directly floated, and the software is set to Disable.



2. After changing the default voltage of the multi-voltage IO power supply, the corresponding configuration changes must be confirmed on the software.






- The HDMI differential signal controls the differential impedance of 100ohm.
- REXT is a sensitive signal, and the layout path is kept to the shortest.
- Lineout, TVOUT individually ground; TVOUT trace control impedance 37.5ohm.
- ePHY differential signal control differential impedance 100ohm.
- USB differential signal control differential impedance 90ohm.
- The decoupling capacitance of each module has been optimized by PI and cannot be modified.
- The bypass capacitor of CODEC cannot be modified. These parameters will affect the internal power-on sequence.
- The AGND trace should be as wide as possible, at least 12mil or more, and the copper skin should be widened after the BGA is released; the number of R99 GND vias should be guaranteed at least two.
- 24MHz fanout clock, can be used for wifi module, and the wiring needs to be isolated with ground.
- The crystal matching capacitor is the reference value, the actual capacitance value can be modified according to the test; in addition, the series resistance needs to be reserved to facilitate debugging the oscillation amplitude.
- The voltage feedback test point should be placed near the projection area of the back of the power pin.
- The system reset signal AP-reset is far away from the board edge and interference signals.

	AllWinner Technology Co., Ltd
Design Name	H618-STD
Size	Page Name
Custom	SOC2
Date	Tuesday, February 15, 2022
Rev	Sheet 6 of 16



DCIN



MAX 2500mA

3V3

3V3

VCC-DLDO MAX 2500mA

VCC-DRAM MAX 2500mA

VCC-SYS

1V8

VCC-ALDO MAX 400mA

VCC18-DRAM

VCC18-HDMI

VCC-PC

VCC33-CARD

VCC-NAND

VCC-I0

VCC-PC

VCC33-USB

VCC-UART

VCC33-EPHY

VCC33-EPHY

VCC33-IR

VCC-LED

AVCC route to SOC directly

VCC-PULL

VCC-PG

WIFI0

VCC33-WIFI

RP14 NC10K OR R0402

RP15 NC10K OR R0402

RP16 NC10K OR R0402

RP17 NC10K OR R0402

RP18 NC10K OR R0402

RP19 NC10K OR R0402

RP20 NC10K OR R0402

RP21 NC10K OR R0402

RP22 NC10K OR R0402

RP23 NC10K OR R0402

RP24 NC10K OR R0402

RP25 NC10K OR R0402

RP26 NC10K OR R0402

RP27 NC10K OR R0402

RP28 NC10K OR R0402

RP29 NC10K OR R0402

RP30 NC10K OR R0402

RP31 NC10K OR R0402

RP32 NC10K OR R0402

RP33 NC10K OR R0402

RP34 NC10K OR R0402

RP35 NC10K OR R0402

RP36 NC10K OR R0402

RP37 NC10K OR R0402

RP38 NC10K OR R0402

RP39 NC10K OR R0402

RP40 NC10K OR R0402

RP41 NC10K OR R0402

RP42 NC10K OR R0402

RP43 NC10K OR R0402

RP44 NC10K OR R0402

RP45 NC10K OR R0402

RP46 NC10K OR R0402

RP47 NC10K OR R0402

RP48 NC10K OR R0402

RP49 NC10K OR R0402

RP50 NC10K OR R0402

RP51 NC10K OR R0402

RP52 NC10K OR R0402

RP53 NC10K OR R0402

RP54 NC10K OR R0402

RP55 NC10K OR R0402

RP56 NC10K OR R0402

RP57 NC10K OR R0402

RP58 NC10K OR R0402

RP59 NC10K OR R0402

RP60 NC10K OR R0402

RP61 NC10K OR R0402

RP62 NC10K OR R0402

RP63 NC10K OR R0402

RP64 NC10K OR R0402

RP65 NC10K OR R0402

RP66 NC10K OR R0402

RP67 NC10K OR R0402

RP68 NC10K OR R0402

RP69 NC10K OR R0402

RP70 NC10K OR R0402

RP71 NC10K OR R0402

RP72 NC10K OR R0402

RP73 NC10K OR R0402

RP74 NC10K OR R0402

RP75 NC10K OR R0402

RP76 NC10K OR R0402

RP77 NC10K OR R0402

RP78 NC10K OR R0402

RP79 NC10K OR R0402

RP80 NC10K OR R0402

RP81 NC10K OR R0402

RP82 NC10K OR R0402

RP83 NC10K OR R0402

RP84 NC10K OR R0402

RP85 NC10K OR R0402

RP86 NC10K OR R0402

RP87 NC10K OR R0402

RP88 NC10K OR R0402

RP89 NC10K OR R0402

RP90 NC10K OR R0402

RP91 NC10K OR R0402

RP92 NC10K OR R0402

RP93 NC10K OR R0402

RP94 NC10K OR R0402

RP95 NC10K OR R0402

RP96 NC10K OR R0402

RP97 NC10K OR R0402

RP98 NC10K OR R0402

RP99 NC10K OR R0402

RP100 NC10K OR R0402

RP101 NC10K OR R0402

RP102 NC10K OR R0402

RP103 NC10K OR R0402

RP104 NC10K OR R0402

RP105 NC10K OR R0402

RP106 NC10K OR R0402

RP107 NC10K OR R0402

RP108 NC10K OR R0402

RP109 NC10K OR R0402

RP110 NC10K OR R0402

RP111 NC10K OR R0402

RP112 NC10K OR R0402

RP113 NC10K OR R0402

RP114 NC10K OR R0402

RP115 NC10K OR R0402

RP116 NC10K OR R0402

RP117 NC10K OR R0402

RP118 NC10K OR R0402

RP119 NC10K OR R0402

RP120 NC10K OR R0402

RP121 NC10K OR R0402

RP122 NC10K OR R0402

RP123 NC10K OR R0402

RP124 NC10K OR R0402

RP125 NC10K OR R0402

RP126 NC10K OR R0402

RP127 NC10K OR R0402

RP128 NC10K OR R0402

RP129 NC10K OR R0402

RP130 NC10K OR R0402

RP131 NC10K OR R0402

RP132 NC10K OR R0402

RP133 NC10K OR R0402

RP134 NC10K OR R0402

RP135 NC10K OR R0402

RP136 NC10K OR R0402

RP137 NC10K OR R0402

RP138 NC10K OR R0402

RP139 NC10K OR R0402

RP140 NC10K OR R0402

RP141 NC10K OR R0402

RP142 NC10K OR R0402

RP143 NC10K OR R0402

RP144 NC10K OR R0402

RP145 NC10K OR R0402

RP146 NC10K OR R0402

RP147 NC10K OR R0402

RP148 NC10K OR R0402

RP149 NC10K OR R0402

RP150 NC10K OR R0402

RP151 NC10K OR R0402

RP152 NC10K OR R0402

RP153 NC10K OR R0402

RP154 NC10K OR R0402

RP155 NC10K OR R0402

RP156 NC10K OR R0402

RP157 NC10K OR R0402

RP158 NC10K OR R0402

RP159 NC10K OR R0402

RP160 NC10K OR R0402

RP161 NC10K OR R0402

RP162 NC10K OR R0402

RP163 NC10K OR R0402

RP164 NC10K OR R0402

RP165 NC10K OR R0402

RP166 NC10K OR R0402

RP167 NC10K OR R0402

RP168 NC10K OR R0402

RP169 NC10K OR R0402

RP170 NC10K OR R0402

RP171 NC10K OR R0402

RP172 NC10K OR R0402

RP173 NC10K OR R0402

RP174 NC10K OR R0402

RP175 NC10K OR R0402

RP176 NC10K OR R0402

RP177 NC10K OR R0402

RP178 NC10K OR R0402

RP179 NC10K OR R0402

RP180 NC10K OR R0402

RP181 NC10K OR R0402

RP182 NC10K OR R0402

RP183 NC10K OR R0402

RP184 NC10K OR R0402

RP185 NC10K OR R0402

RP186 NC10K OR R0402

RP187 NC10K OR R0402

RP188 NC10K OR R0402

RP189 NC10K OR R0402

RP190 NC10K OR R0402

RP191 NC10K OR R0402

RP192 NC10K OR R0402

RP193 NC10K OR R0402

RP194 NC10K OR R0402

RP195 NC10K OR R0402

RP196 NC10K OR R0402

RP197 NC10K OR R0402

RP198 NC10K OR R0402

RP199 NC10K OR R0402

RP200 NC10K OR R0402

RP201 NC10K OR R0402

RP202 NC10K OR R0402

RP203 NC10K OR R0402

RP204 NC10K OR R0402

RP205 NC10K OR R0402

RP206 NC10K OR R0402

RP207 NC10K OR R0402

RP208 NC10K OR R0402

RP209 NC10K OR R0402

RP210 NC10K OR R0402

RP211 NC10K OR R0402

RP212 NC10K OR R0402

RP213 NC10K OR R0402

RP214 NC10K OR R0402

RP215 NC10K OR R0402

RP216 NC10K OR R0402

RP217 NC10K OR R0402

RP218 NC10K OR R0402

RP219 NC10K OR R0402

RP220 NC10K OR R0402

RP221 NC10K OR R0402

RP222 NC10K OR R0402


RP223 NC10K OR R0402

RP224 NC10K OR R0402


RP225 NC10K OR R0402

RP226 NC1

eMMC



NAND




Flash design considerations

1. CMD needs to be pulled up to VCC-PC.
2. The reserved pins, such as eMMCNC / RFU, are left unconnected. Do not connect these signals with power, ground, or other eMMC signals for easy fanout.
3. If you use Sandisk or Toshiba's nandflash, you need to pull up VPS0 and VPS1, and the other is left floating by default.
4. Some nand have 1.8V power supply, these two pins need to be connected to VCC-PC.
5. The EMMC IO power supply voltage matches the power domain voltage of the SOC GPIO.

Important:

For the PCB design of the Flash module, please refer to the layout guide in the Hardware Design Guide, The guide has detailed impedance, timing and crosstalk requirements; Note that when EMMC and NAND are dual-layout, a daisy-chain topology is used, and EMMC is used as a routing terminal.

	AllWinner Technology Co., Ltd
Design Name	H618-STD
Size	Page Name
Custom	NAND+EMMC
Date	Tuesday, February 15, 2022
	Sheet 9 of 16



EPHY-FE


Differential pairs
 $Z_0 = 100 \text{ ohm}$

 EPHY-TXP EPHY-RXN
 EPHY-TXN EPHY-RXP
 CPU-UXT CPU-URX

DEBUG


SYS-LED

KEY



LED

LED DISPLAY




Peripheral interface considerations-2

- H616 internally integrates 100M EPHY, if you need to use 1000M GPHY, you need to use PI port RGMLI interface and external PHY chip.
- The resistance of the serial resistor on the Ethernet differential line should not be too large. It is recommended to reserve 0 ohms to help improve the lightning test.
- The four 75 ohm resistors of the interface are packaged in 0805, because the small package will be burned when struck by lightning.
- The high voltage capacitor package cannot be less than 1206, and the withstand voltage of the high voltage capacitor cannot be less than 2KV.
- CPU-RX needs to add MOS tube for anti-backflow design, it needs to be added in the early debugging, and can be deleted in the later mass production.
- R11 depends on the actual serial port used for debugging, and the default is NC.
- The SYS-LED power-on default is low, add a pull-down resistor to stabilize the level.

Important:

For the differential signals of the network port and the layout of the high-voltage part, please refer to the relevant layout guide in the Hardware Design Guide for detailed instructions.

	AllWinner Technology Co., Ltd
Design Name	H616-STD
Size	Custom
Page Name	KEY-LED-ETH-DEBUG
Rev	1
Date	Tuesday, February 15, 2022
Sheet	11
of	16




Audio&HDMI Interface considerations

1. The 75 ohm resistor of the CVBS port needs to use the 0805 package, because the CVBS output current type, the current will flow through the resistor, if the resistor package is too small ,The resistor will be burned by heat.
 2. H616 HDMI IIC and CEC have built-in levelshift circuit, which supports direct connection to device.
 3. The 5V power supply of HDMI must be connected in series with Schottky diodes to prevent leakage of the TV after shutdown. The voltage drop of ordinary diodes is high, which is easy to cause HDMI power supply is lower than 4.75v, to avoid compatibility problems, please choose a Schottky diode with reduced on-voltage.
 4. The dynamic resistance (Rdyn) of the ESD device used on the HDMI differential line is less than 0.35 ohms, the operating voltage is 5V and the parasitic capacitance is less than 0.35pF, It is recommended to use AZ1345-04F.
 5. HPD has a built-in levelshift circuit in H616, which can withstand 5V, so it can be directly connected in series with no voltage division.


Important:

For audio and HDMI differential layout, please refer to the relevant layout guide in the Hardware Design Guide for detailed instructions.




5


XR819



4



3



2

WIFI module design considerations

- The 10 power supply of WIFI is consistent with the power supply of the PG port of the SOC. Ensure that the levels of the SOC and peripherals match.
- The 32.768K clock is provided inside XR819, and the pin is grounded.
- When 24M Fanout is selected for crystal source, pay attention to XTAL1 grounding.


Important:

For SDIO and RF antenna layout, please refer to the relevant Layout guide in the Hardware Design Guide for detailed instructions.

1

Allwinner Technology Co.,Ltd	
Design Name	H618-STD
Rev	
Page Number	WIFI-BT
Date	Friday, May 26, 2022
Sheet	13 of 16

WiFi 1T/1R



DIGITRON

深圳易新泰科技有限公司easitek

